STUDY MODULE DESCRIPTION FORM						
	f the module/subject	Code				
	rammable digita	Il systems		1010812121010841101		
Field of study			Profile of study (general academic, practica	Year /Semester al)		
Elec	tronics and Tele	communications	general academic			
Elective	path/specialty		Subject offered in:	Course (compulsory, elective)		
	Radio	Communications	Polish	obligatory		
Cycle of	f study:		Form of study (full-time,part-time	e)		
	Second-c	ycle studies	full-time			
No. of h	ours			No. of credits		
Lectur	e: 1 Classes	s: - Laboratory: 2	Project/seminars:	- 4		
Status o		program (Basic, major, other)	(university-wide, from anothe	r field)		
		other	f	rom field		
Education	on areas and fields of sci	ence and art		ECTS distribution (number and %)		
techr	nical sciences			4 100%		
dr ir ema tel. Fac	•	lia.edu.pl I Telecommunications				
	Polanka 3, 60-965 Poz Polanka 3, 60-965 Poz	nan Is of knowledge, skills an	d social competencies	S:		
	•	<b>-</b> 1	-			
1	Knowledge	1. Has a basic knowledge of Boolean algebra.				
		2. Has knowledge in area of programming in C/C++.				
		<ul><li>3. Has a general knowledge about combinational and sequential digital circuits.</li><li>4. Has a general knowledge in area of binary arithmetic and digital representation of signals.</li></ul>				
2	Skills		to look for information required during design process and take educational courses, I, especially through Internet and distance education.			
3	Social competencies	1. Knows the limitations of their own knowledge and skills; can precisely formulate questions; understands the need for further education and systematic reading of scietnific journals in the field.				
		2. Can work individually and in the	eam; knows the responsibility	for tasked realized in team.		
The ma As har	ain purpose of the cou	ectives of the course: Irse is to show various design tech guage the Verilog will be used. A le AM, DSP, etc.).				
Labora		ormed with exploiting XILINX FPG.		<i></i>		
	-	mes and reference to the	educational results fo	or a field of study		
Know	vledge:					
1. Student has a basic skill in design of simple digital devices - [K2_W01,K2_W02]						
2. Student has a basic knowledge about the principle of operation of fast communication interfaces - [K2_W01,K2_W02]						
		ledge about designing a state mad	chines - [K2_W01,K2_W02]			
Skills	5:					
1. Can describe complex digital system as a hierarchy of modules using Verilog language - [K2_U04]						
2. Can correctly determine the parameters of the interface between the two frequency domains - [K2_U04,K2_U12]						
	acquire data from the ate and to justify opinion	literature and other sources, can ons - [K2_U01]	integrate the information, ma	ke their interpretation, as well as		
Social competencies:						
1. Can see and analyze development of design techniques - [K2_K04]						
2. Ability of self-learning (textbooks, computer programs) - [K2_K05]						
3. Knowing the responsibility for the electronic and telecommunication systems being designed - [K2_K06]						

# Assessment methods of study outcomes

Individual projects, written exam.

# **Course description**

Introduction to digital programmable devices. FPGA devices (especially XILINX and ALTERA devices). Basic embedded blocks (RAM, PLL, FIFO, etc.) Inter-domain communication (source-synchronous interface). System-onChip (SoC). Communication s interfacesand buses

(AMBA, CoreConnect, etc.). Network-on-Chip (NoC). Design and synthesis methods for FPGA devices.

### **Basic bibliography:**

1. Łuba T. (red.), Rawski M., Tomaszewicz P., Zbierzchowski B.: Synteza układów cyfrowych, Wydawnictwa Komunikacji i Łączności, Warszawa 2003

2. Hajduk Z.: Wprowadzenie do języka Verilog, BTC, Warszawa 2009.

3. Synteza i optymalizacja układów cyfrowych, Giovanni De Micheli, WNT.

4. Język VHDL, Kelvin Skahill, WNT.

5. Synteza i analiza układów cyfrowych, Autor: Halina Kamionka-Mikuła, Hanryk Małysiak, Bolesław Pochopień, WKŁ.

### Additional bibliography:

1. Zbysiński P., Pasierbiński J.: Układy programowalne pierwsze kroki, Wydawnictwo BTC, Warszawa 2004,

2. Łuba T.. : Synteza układów logicznych. Oficyna Wyd. PW, Warszawa, 2005.

### Result of average student's workload

Activity	Time (working hours)	
1. Activities that require personal contact with an academic teacher		20
2. Reading literature (manuals, directories)	15	
3. Preparation for the lab	10	
4. Preparation for the exam	10	
Student's wo	rkload	
Source of workload	hours	ECTS
Total workload	100	4
Contact hours	50	1
Practical activities	65	3